A methodology for vertical Reuse of functional verification from subsystem to SoC level with seamless SoC emulation

نویسنده

  • Pranav Kumar
چکیده

Verifying a complex SoC is challenging. The testbench and testcases must be developed early as these are used for everything from SoC verification to achieve higher coverage on features/protocol coverage, i/f integration and performance verification. Time to market makes early software development a necessity. Verification assisted with early software development needs more than dynamic simulation and emulation methodology comes to rescue. Firstly, the verification of RTL in subsystem environment has been efficient with a SV/UVM methodology which focus on Reuse on testbench and testcases along with the verification environment around Verification IP. The Reuse methodology in center, the emulation methodology offers a huge theoretical performance advantage over dynamic simulations. Theoretically, too often verification teams get bogged down spending enormous amounts of time porting verification infrastructure from one level of testing to the next. It is prone to testbench bugs also. Beyond the horizontal and vertical re-use model, there is a need of end to end re-use across the design and verification flow. This paper explains a generic methodology to achieve this end-to-end reuse in an ongoing project. Keywords—functional verification, emulation, SV/UVM, Lightweight virtual platform, LVP, dynamic simulation, subsystem verification, SoC verification, early software development, system level verification

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

DVCon 2012: 131-II287: Low Power SoC Verification: IP Reuse and Hierarchical Composition using UPF

Power management is a critical feature of today’s SoCs, almost as important as functionality. IEEE 1801TM-2009 UPF enables specification of the intended power management infrastructure for an SoC to enable early verification and to drive implementation. Just as the complexity of an SoC demands a well-structured hierarchical approach to design and verification of its functional specification, th...

متن کامل

Generic System Verilog Universal Verification Methodology based Reusable Verification Environment for Efficient Verification of Image Signal Processing IPs/SoCs

In this paper, we present Generic System Verilog Universal Verification Methodology based Reusable Verification Environment for efficient verification of Image Signal Processing IP’s/SoC’s. With the tight schedules on all projects it is important to have a strong verification methodology which contributes to First Silicon Success. Deploy methodologies which enforce full functional coverage and ...

متن کامل

Transaction level modeling of SoC with SystemC 2.0

System architects working on SoC design have traditionally been hampered by the lack of a cohesive methodology for architecture evaluation and co-verification of hardware and software. These activities are crucial and must be addressed at an early stage to prevent costly redesign effort later in the design cycle which can adversely affect time-to-market. SystemC 2.0 facilitates the development ...

متن کامل

Functional Verification in IP Selection by Black-box Logic Simulation

Reuse of IPs is an important feature of contemporary SoC design. To select an IP for reuse, it is necessary to verify that the proposed design solution satisfies the specification formulated by the SoC designers. This paper presents a framework for verification of functional equivalence between the IP solution and the specification in the form of constraints or HDL model. The methodology is bas...

متن کامل

Leveraging the UVM Register Abstraction Layer for Memory Sub-System Verification Implementing Memory Sequence Reuse Across Multiple Underlying Bus Protocols

Memory sub-systems are a ubiquitous part of any SoC design. While the mechanics of how to model and stimulate registers are well documented, the topic of memory verification has lagged behind. This paper will demonstrate how, by using the UVM register abstraction layer (UVM_REG), sequences written for one block can be vertically reused. By using the “frontdoor” mechanism to convert from abstrac...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2014